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Bennet proposed that in order to avoid heat dissipation the conventional logic circuit must be built by reversible 
logic gates since there is no information loss occur and hence no dissipation( or minimum dissipation). 
        Primary focus of reversible logic circuits was limited in the design of combinational circuits because of 
the convention that the feedback is not allowed in reversible computing [4]. Tomasso Toffoli, in 1980, has 
shown that the feedback is allowed in reversible computing. According to Toffoli, a sequential network is 
reversible if its combinational part is reversible [4]. Further it is shown that in order to construct a reversible 
finite automaton, one can construct a reversible realization of its transition function and use it as a 
combinational part of the desired sequential circuit. Fredkin has used this concept to propose the first design of 
the reversible sequential circuit called the JK-latch [Fredkin and Toffoli 1982] having the feedback loop from 
the output. We are presenting the design of reversible sequential circuit like Flip-flops considering important 
cost metrics in reversible logic circuits i.e. the quantum cost, delay and number of garbage outputs. Our designs 
minimize the quantum cost, the delay, and the number of garbage outputs, and are more efficient compared to 
the existing designs. 
2. Literature Survey 
A reversible memory cell, i.e., reversible sequential circuit was first designed by Fredkin and Toffoli [5], in 
1982, in which design of JK latch was introduced. Later, in 1996, Picton [6] introduced the design of clock less 
SR-latch using two cross-coupled NOR gate, where NOR gates were designed from Fredkin gate. In 2005, 
Thapliyal et.al.[7] introduced for the first time all the reversible latches such as D-Latch, T-Latch etc. along 
with their flip-flop and master-slave configuration. In 2006, Rice [8] introduced a SR-latch without fan-out 
problem available in the design by Picton and subsequently designed other latches from SR. In 2007, Thapliyal 
and Vinod [9] proposed a better design of reversible flip-flops than by Rice in terms of number of reversible 
gates being used and garbage outputs. In 2008, a more detailed analysis of SR-latch is presented by Rice [10]. 
A better design of all reversible latches (except SR-latch) along with their flip-flops than that of Thapliyal 
(2005) and Rice (2006) were presented by Chuang and Wang [11]. In 2009, Hafiz [12] presented a novel 
design of reversible FPGA. In 2011, Morrison [13] designed a static and dynamic RAM arrays with reversible 
logic. Most of the previous works focused on optimization of number of gates and garbage output in the design, 
but in this work our goal is to optimize the proposed sequential circuit design in terms of three important 
parameters namely Quantum Cost, Delay and Garbage output. 
3. Basic Reversible Gates 
       There are some reversible basic gates which we are going to use in design of Flip-Flops and are as follows. 
3.1. Reversible NOT Gate 
Reversible Not Gate is 1 input and 1 output gate (represented as 1x1), performs inversion of input. It has 0 
quantum cost and unit delay (i.e. Δ). NOT gate and its quantum representation is shown in figure 
 
 
 
Fig.1. (a) NOT gate; (b) NOT gate quantum representation 
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3.2. Feynman gate/CNOT Gate  
This is a 2x2 reversible gate having the quantum cost 1 and delay ∆. It is also known as controlled-NOT gate. 
Feynman gate is used to overcome fan-out problem. 
 
 
 
Fig.2. (a) FG gate; (b) Quantum representation of FG gate 
3.3. Toffoli Gate/C-CNOT Gate 
Toffoli Gate is a 3x3 reversible logic gate having the quantum cost 5 and delay 5∆.It is also known as the 
controlled controlled-NOT Gate. 
 
 
 
 
 
Fig.3. (a) TG gate; (b) Quantum representation of TG gate 
3.4. Fredkin Gate 
Fredkin gate is 3x3 reversible logic gate with quantum cost 5 and delay 5∆. Any logic gate can be realized 
using Fredkin gate and hence it is also known as universal reversible gate. 
 
 
 
 
 
Fig.4. (a) F gate; (b) Quantum representation of F gate 
3.5. Proposed Reversible Modified Fredkin Gate 
Modified Fredkin Gate is 3x3 reversible gate having quantum cost of 4 and delay 4∆. This reversible gate is 
modified form of Fredkin gate. 
 
 
 
Fig.5. (a) MF gate; (b) Quantum representation of MF gate 
4. Reversible Sequential Circuits 
             In this section, we are presenting some new design of reversible sequential circuits like Flip-Flop (FF) 
i.e. D-FF, SR-FF, T-FF and JK-FF using basic reversible logic gates. 
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4.1. Proposed Reversible D-Flip-Flop 
       Characteristic equation of reversible D-Latch can be written as Q+=D where output is equal to its input 
value. The characteristic equation of clock enabled reversible D-Latch (D-FF) can be written as 
Q+=D.E+Eഥ.Q                                                                                              (1) 
 
 
 
 
Fig.6. (a) Clock enabled D-latch; (b) D-FF with output Q and  Qഥ 
 
Figure 6(a) shows the clock enable D-latch where output Q+ =D for E=1 and output Q+ = Q for E=0 output 
remain in its previous state. For the input D=1 and Q=0, the output of MF gate when E=1 is Q+=1 which is 
applied to FG gate to provide feedback. 
 
Table.1. A Comparison of Reversible D-FF with Qഥ 
 
D-FF Comparison Quantum  
Cost (Qc) 
Delay 
(D) 
Garbage  
Output(G) 
[Thapliyal et al. 2005][7] 47 25 6 
[Thapliyal and Vinod 2007][9] 10 10 2 
[Thapliyal and Ranganathan 2010][14] 
Proposed design 
% improvement w.r.t. [14] 
7 
6 
14 
7 
6 
14 
2 
2 
- 
4.2. Proposed Reversible Master-Slave D-Flip-Flop 
 
 
 
 
 
 
Fig.7. (a) Master-slave D-FF using Fredkin Gate in Slave FF; (b)Master-slave D-FF using MF gate in Slave FF 
 
Figure 7 shows the Master-slave D-FF. When E=1 then master FF will work and for E=0 slave FF will work. 
The main difference between these 2 figures is that figure 7(a) has no inversion of clock after passing through 
the master section, but the inversion occurs in case of figure 7(b). Here, focussing on the figure 7(b) as it has 
lesser quantum cost. 
 
 
 
 
 
Fig.8. (a) Block diagram of D-FF; (b) Block diagram of Master-Slave D-FF 
 
Figure 8 shows the block diagrams of D-FF and Master-slave D-FF. Block diagram of D-FF will be used as a 
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slave FF for other Flip-Flops and block diagram of Master-slave FF will be used in designing of Shift 
Registers. 
 
Table.2. A comparison of Reversible Master-slave FF 
 
D-FF Comparison Quantum  
Cost (Qc) 
Delay 
(D) 
Garbage  
Output(G) 
[Rice 2006] [8] 
 
47 35 12 
[Chuang and Wang 2008] [11] 
 
13 13 3 
[Thapliyal and Vinod 2007] [9] 
 
[Thapliyal and Ranganathan 2010][14] 
 
Proposed Design with MF only 
 
% improvement w.r.t. [14] 
 
Proposed design with MF and F 
 
% improvement w.r.t. [14] 
13 
 
12 
 
10 
 
16 
 
11 
 
8 
13 
 
12 
 
11 
 
8 
 
11 
 
8 
 
4 
 
3 
 
3 
 
- 
 
3 
 
- 
 
4.3. Proposed Reversible SR-Latch and Flip-Flop 
Characteristic equation of SR-latch is defined as  
Q+=S+R𝐐ഥ                                                                          (2) 
This equation produces an unstable state of SR-FF (for S=1 and R=1, Q+ cannot be determine) with this 
reversible SR-FF become complicated. With the assumption that for S=1 and R=1 the output Q+=Q a new 
characteristic equation has been made. New characteristic equation can be written as 
                                                                           
 
 
Fig.9. Design of SR-Latch 
 
Characteristic equation of clock enabled SR-latch is 
 
Q+=E.(S⊕Q).(S⊕R)Q+ Eഥ.Q                                        (4) 
 
The following figure 10 shows the clock enabled Reversible SR-latch. Figure 10(a) and figure 10(b) are the 
new design of SR-FF with reduced quantum cost and delay and both design have same working. As figure 
10(b) is optimized more in terms of delay and garbage we are explain that. 
                 Let us consider for the case in which S=1, R=0, E=1 and initially Q=0 for figure 12. Outputs of first 
FG is o/p1=1,o/p2=1. Outputs of second FG is o/p1=0, o/p2=1. Outputs of second FG are the input of PG gate 
and PG gate produces the outputs as o/p1=1, o/p2=0, o/p3=1. O/p3 of PG gate is applied as input of MF gate 
Q+=(S ⊕ Q).(S⊕ R)⨁ Q                     (3) 
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produces the output as o/p1=1, o/p2=0, o/p3=1 and o/p3 is Q+ and final output Q+=1(desired output) and this is 
SET condition of SR-FF. The two FG gates are used to copying the output and provide feedback to the input. 
 
 
 
 
 
 
 
Fig.10.(a) Clock enabled SR-Latch (SR-FF) using PG and F gate ;(b)lock enabled SR-Latch (SR-FF) using PG and MF gate 
 
Table.3. A comparison of clock enabled SR-Latch 
 
D-FF Comparison Quantum  
Cost (Qc) 
Delay 
(D) 
Garbage  
Output(G) 
[[Thapliyal et al. 2005][7] 
 
34 16 6 
[Thapliyal and Ranganathan 2010][14] 
 
Proposed Design using PG and F gate  
 
% improvement w.r.t. [14] 
 
Proposed design with MF and F 
 
% improvement w.r.t. [14] 
16 
 
13 
 
19 
 
12 
 
25 
16 
 
13 
 
19 
 
12 
 
25 
 
3 
 
3 
 
- 
 
3 
 
- 
 
 
4.4. Proposed Reversible Master Slave SR-FF 
 
 
 
 
 
 
 
Fig.11.(a) Master-slave SR-FF using PG and F gate without clock inversion; (b) Master-slave SR-FF using PG and MF gate with clock 
inversion 
 
Figure 11(a) shows the master-slave SR-FF. Fredkin gate is used to avoid the need of clock inversion. In figure 
11(b) we used D-FF as a slave-FF and it needed clock inversion. When E=1 master-FF will work and for E=0 
slave-FF work. 
 
Table.4. A comparison of Master-slave SR-FF 
 
D-FF Comparison Quantum  
Cost (Qc) 
Delay 
(D) 
Garbage  
Output(G) 
[Thapliyal and Ranganathan 2010][14] 22 22 4 
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Proposed Design using PG and F gate  
 
% improvement w.r.t. [14] 
 
Proposed design with PG and MF gate 
 
% improvement w.r.t. [14] 
 
19 
 
14 
 
18 
 
18 
 
19 
 
14 
 
17 
 
23 
 
 
4 
 
- 
 
4 
 
- 
 
 
4.5. Reversible JK-Latch and Flip-Flop 
The characteristic equation of reversible JK-Latch is written as 
Q+=J𝐐ഥ +𝐊ഥQ                                                                  (5) 
The following figure shows the design of JK-Latch. This proposed design has a quantum cost 5 and delay 5∆. 
 
 
 
 
Fig.12.(a) Design of Reversible JK-latch; (b) Design of Clock enabled reversible JK-Latch 
 
 
The characteristic equation of clock enabled reversible JK -latch can be written as 
 
Q+=E(JQഥ + KഥQ) + EഥQ                                                 (6) 
 
The Flip Flop will store the input data only when E=1 and for E=0 FF remains in its previous state. Design of 
clock enable Reversible SR-Latch is shown in the figure 12(b). 
                         Design of Clock enabled JK-Latch uses two MF gate and one FG gate. Let us consider a case for 
J=1, K=1 and Q=0. When clock signal goes high i.e. E=1 then output of first MF gate is o/p1=0, o/p2=1, 
o/p3=1. Two outputs of first MF gate are applied as input to the second MF gate. Outputs of second Mf gate are 
o/p1=1, o/p2=1, o/p3=1. O/p3 is the desired output i.e. Q+=o/p3=1, this is TOGGLE condition of JK-FF.FG 
gate is used to copy the output and provide feedback to the input. 
 
Table 5. A comparison of Clock Enabled Reversible JK-Latch 
 
D-FF Comparison Quantum  
Cost (Qc) 
Delay 
(D) 
Garbage  
Output(G) 
[Chuang and Wang 2008][11] 
 
[Thapliyal and Ranganathan 2010][14] 
 
Proposed Design  
 
% improvement w.r.t. [14] 
32 
 
12 
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25 
32 
 
12 
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25 
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4.6. Reversible Master-Slave JK-Flip-Flop 
The following figure shows the design of Master-Slave JK-FF 
 
 
 
Fig.13. Design of Reversible Master-slave JK-FF 
 
Master-FF works when E=1 and slave-FF will work for E=0, since there is clock inversion applied through 
NOT gate. 
 
Table.6. A comparison of master slave JK-FF 
 
D-FF Comparison Quantum  
Cost (Qc) 
Delay 
(D) 
Garbage  
Output(G) 
[Rice 2006] [8] 
 
64 44 14 
[Chuang and Wang 2008] [11] 
 
39 39 4 
[Thapliyal and Vinod 2007] [9] 
 
[Thapliyal and Ranganathan 2010][14] 
 
Proposed Design  
 
% improvement w.r.t. [14] 
23 
 
18 
 
15 
 
21 
22 
 
18 
 
14 
 
26 
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4 
 
- 
 
4.7. Proposed Reversible T-Latch and Flip-Flop 
The characteristic equation of T-Latch can be written as 
Q+ = T ⨁ Q                                                                                (7) 
The design of reversible T-latch using this characteristic equation is shown in the following figure 
 
 
 
 
 
Fig.14.(a) Design of Reversible T-Latch; (b) Design of Clock enabled reversible T-Latch (T-FF) 
 
The characteristic equation of clock enabled reversible T=latch (T-FF) can be written as 
 
 Q+ = T.E ⨁ Q                                                                  (8) 
 
When E=1 then T FF store the data at its input and for E=0, T-FF remains in its previous state. Figure 14(b) 
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shows the design of reversible T-FF. 
                Consider the case for T=1 and Q=1, when clock signal is high i.e. E=1 the PG gate produces outputs 
as o/p1=1, o/p2=0, o/p3=0. PG gate output O/p3 is desired output i.e. Q+=o/p3=0, this is the TOGGLE 
condition of T-FF. FG gate is used to copy the output and provide feedback to the input. For E=0 the FF 
remains in its previous state. 
4.8. Proposed Reversible Master-Slave T-Flip-Flop 
Design of reversible Master-Slave T-FF is shown in the following figure 
 
 
 
 
 
Fig.20. Design of reversible master-slave T-FF 
5. Conclusion 
Flip-flops are the basic building blocks of any sequential machine. Here, we have shown some novel designs 
of reversible flip-flops, briefly explains their operations and analyzed their cost metrics in a tabular form. The 
architectures have been compared with the existing designs available in literature which corresponds to our 
success in terms of quantum cost, ancilla and garbage. We have also analyzed the worst case delay, hardly 
addressed earlier of all the proposed designs. These designs could be a good option to be used as the data 
storage elements of the future quantum computers. We are currently focusing on the front end & back end 
design of these architectures to implement them in ASIC or FPGA applications. 
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